



Welcome United States Patent and Trademark Office

[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) | [Sitemap](#) | [Help](#)[Search Session History](#)[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)[SUPPORT](#)

Wed, 22 Jun 2005, 12:18:22 PM EST

Edit an existing query or  
compose a new query in the  
Search Query Display.

Search Query Display

Select a search number (#)  
to:

- Add a query to the Search Query Display

- Combine search queries using AND, OR, or NOT

- Delete a search
- Run a search

Recent Search Queries

Results

<u>#1</u>	(hilton r.<in>au)	5
<u>#2</u>	(hilton r.<in>au)	5
<u>#3</u>	(ronald hilton<in>metadata)	0
<u>#4</u>	(instruction set simulator<in>metadata)	56
<u>#5</u>	(instruction set simulation<in>metadata)	14
<u>#6</u>	(emulation<in>metadata) <and> (instruction<in>metadata) &... <i>legacy</i>	1
<u>#7</u>	(self modifying code<in>metadata) <and> (emulation<in>meta...	0
<u>#8</u>	(instruction<in>metadata) <and> (translat<in>metadata)	0
<u>#9</u>	(instruction<in>metadata) <and> (translation<in>metadata) ...	134
<u>#10</u>	((instruction<in>metadata) <and> (translation<in>metadata) ... <i>emulation</i>	5

[Help](#) [Contact Us](#) [Privacy & Security](#) [IEEE.org](#)

systems use annotations to denote run-time invariants. C allows the programmer to specify and compile arbitrary expressions and statements at run time. This degree of control is needed to effect ...

9 TraceBack, first fault diagnosis by reconstruction of distributed control flow  
Srinivas Aravamudan, Steven Brumley, David Chaffin, Michael J. Heule, Kenneth Wiche!  
**ACM SIGPLAN Notices**, Proceedings of the 2005 ACM SIGPLAN Conference on Programming Language Design and Implementation, Volume 40, Issue 6  
Additional Information: 15, 200-218, 2005, 15 pages, 15 citations

10 Faults that occur in production systems are the most important faults to fix, but most production systems lack the debugging facilities present in development environments. Traceback provides debugging information for production systems by providing execution history data about program problems (such as crashes, hangs, and exceptions). Traceback supports features commonly found in production environments such as multiple threads, dynamically loaded modules, multiple source languages (e.g., Java) ...  
**Keywords:** fault diagnosis; instrumentation

7 Compilation and run-time systems: Vacuum packing: extracting hardware-detected program phases for post-link optimization  
Ronald D. Barnes, Erik H. Wysson, Matthew C. Herpin, Werner-Mel W. Huu  
**Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture**  
Additional Information: 14, 124-134, 2002, 11 pages, 10 citations, 10 references

11 This paper presents Vacuum Packing, a new approach to profile-based program optimization. Instead of using traditional aggregate or summarized execution profile weights, this approach uses a transparent hardware profile to automatically detect execution phases and record branch profile information for each new phase. The code extraction algorithm then produces code packages that are specially formed for their corresponding phases. The algorithm compensates for the incomplete and often incoherent ...

12 The Performance of Runtime Data Cache Prefetching in a Dynamic Optimization System  
Jihwe Liu, Howard Chen, Rao Fu, Wei-Chung Yu, Bobbie O'Hare, Ben-Chung Yew, Dong-Yuan Chen  
**Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture**  
Additional Information: 14, 220-231, 2003, 12 pages, 10 citations, 10 references

13 Traditional software controlled data cache prefetching is often ineffective due to the lack of runtime cache miss address address information. To overcome this limitation, we implement runtime data cache prefetching in the dynamic optimization system ADOCE (Adaptive Object Code RE-optimization). Its performance has been compared with static software prefetching on the SPECint00 benchmarks. The results indicate that our code prefetching shows better performance on an Itanium 2 based Unix workstation, it can increase ...

14 Supporting automatic computing functionality via dynamic operating system kernel aspects  
Michael Engel, Bernd Reichenle  
**Proceedings of the 4th international conference on Aspect-oriented software development**  
Additional Information: 14, 220-231, 2003, 12 pages, 10 citations, 10 references

15 To master the complexity of software systems in the presence of unexpected events potentially affecting system operation, the *Autonomic Computing Initiative* [16] aims to build systems that have the ability to control and organize themselves to meet unforeseen changes in the hard- and software environment. The basic principles employed by autonomic computing are self-configuration, self-optimization, self-healing and self-protection. Typically, these principles are cross-cutting concerns, i.e., ...

16 **Keywords:** NetBSD, autonomic computing, dynamic aspects, operating system kernel, organic computing

17 **Dynamo: A transparent dynamic optimization system**  
Vasanth Balaj, Evelyn Duesterwald, Sanjeev Banerjia  
**ACM SIGPLAN Notices**, Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, Volume 35, Issue 5  
Additional Information: 14, 220-231, 2000, 12 pages, 10 citations, 10 references

18 We describe the design and implementation of Dynamo, a software dynamic optimization system that is capable of transparently improving the performance of a native byte-code virtual machine's execution processor. The input native instruction stream to Dynamo can be dynamically generated (by a JIT for example), or it can come from the execution of a statically compiled native binary. This paper evaluates the Dynamo system in the latter, more challenging situation, in order to emphasize the ...

- <sup>50</sup> Slim binaries  
Michael Franz, Thomas Kister  
December 1997 *Communications of the ACM*, Volume 40 Issue 12  
Full text available: [\[PDF\]](#) [\[HTML\]](#)  
Address information: [\[Address\]](#) [\[References\]](#) [\[Cite\]](#) [\[Download\]](#)

- <sup>51</sup> Using the SimOS machine simulator to study complex computer systems  
Michael Rosenblum, Edward Beggs, Scott Devine, Stephen A. Herrod  
April 2000 *ACM Transactions on Modeling and Computer Simulation (TOMACS)*, Volume 7 Issue 1  
Full text available: [\[PDF\]](#) [\[HTML\]](#)  
Address information: [\[Address\]](#) [\[References\]](#) [\[Cite\]](#) [\[Download\]](#)

**Keywords:** computer architecture, computer simulation, computer system performance analysis, operating systems

- <sup>52</sup> Overcoming the challenges to feedback-directed optimization (Keynote Talk)  
Michael D. Smith  
January 2001 *ACM SIGPLAN Notices, Proceedings of the ACM SIGPLAN workshop on Dynamic and Adaptive Compilation and Optimization*, Volume 33 Issue 6  
Full text available: [\[PDF\]](#) [\[HTML\]](#)  
Address information: [\[Address\]](#) [\[References\]](#) [\[Cite\]](#) [\[Download\]](#)

**Feedback-directed optimization (FDO)** is a general term used to describe any technique that allows a program's execution based on tendencies observed in its present or past runs. This paper reviews the current state of affairs in FDO and discusses the challenges inhibiting further acceptance of these techniques. It also argues that current trends in hardware and software technology have resulted in an execution environment where immutable executables and traditional static optimizations are ...

- <sup>53</sup> Binary translation  
Richard L. Sites, Anton Cherno, Matthew B. Kirk, Maurice P. Marks, Scott G. Robinson  
February 1993 *Communications of the ACM*, Volume 36 Issue 2  
Full text available: [\[PDF\]](#) [\[HTML\]](#)  
Address information: [\[Address\]](#) [\[References\]](#) [\[Cite\]](#) [\[Download\]](#)

**Keywords:** CISC computers, RISC computers, binary translation, computer architecture, processor architecture translation

- <sup>54</sup> Exploring Code Cache Eviction Granularities in Dynamic Optimization Systems  
Kim Hazelwood, James E. Smith  
November 2004 *Proceedings of the International Symposium on Code Generation and Optimization: Feedback-directed and runtime optimization*  
Full text available: [\[PDF\]](#) [\[HTML\]](#)  
Address information: [\[Address\]](#) [\[References\]](#) [\[Cite\]](#) [\[Download\]](#)

Dynamic optimization systems store optimized or translated code in a software-managed code cache in order to formalize reuse of transformed code. Code caches store superblocks that are not fixed in size, may contain links to other superblocks, and carry a high replacement overhead. These additional constraints reduce the effectiveness of conventional hardware-based cache management policies. In this paper, we explore code cache management policies that evict large blocks of code from the code cache, thus ...

- <sup>55</sup> DCGs: an efficient, relocatable dynamic code generation system  
Dawson R. Engler, Todd A. Proebsting  
November 1994 *Proceedings of the sixth International Conference on Architectural Support for Programming Languages and Operating Systems*, Volume 29, 28 Issue 11, 5  
Full text available: [\[PDF\]](#) [\[HTML\]](#)  
Address information: [\[Address\]](#) [\[References\]](#) [\[Cite\]](#) [\[Download\]](#)

Dynamic code generation allows aggressive optimization through the use of runtime information. Previous systems typically relied on ad hoc code generators that were not designed for relocatability, and did not shield the client from machine-specific details. We present a system, dco, that allows clients to generate code for any target machine without knowledge of the target's details. Our one-pass code generator is easily retargeted and extremely efficient (code generation costs approx ...

- <sup>56</sup> Instruction path coprocessors  
Vijay Chou, John Paul Shen  
May 2000 *ACM SIGARCH Computer Architecture News, Proceedings of the 27th annual International Symposium on Computer Architecture*, Volume 28 Issue 2  
Full text available: [\[PDF\]](#) [\[HTML\]](#)

- <sup>57</sup> DISC: a programmable macro engine for customizing applications  
Marc L. Cori, E. Christopher Lewis, Amir Reih  
May 2000 *ACM SIGARCH Computer Architecture News, Proceedings of the 27th annual International Symposium on Computer Architecture*, Volume 28 Issue 2  
Full text available: [\[PDF\]](#) [\[HTML\]](#)  
Address information: [\[Address\]](#) [\[References\]](#) [\[Cite\]](#) [\[Download\]](#)

This paper presents the concept of an Instruction Path Coprocessor (IPCOP), which is a programmable on-chip coprocessor, with its own mini-instruction set, that operates on the core processor's instructions and on internal data. It can be used to perform more efficient operations. It is located off the critical path of the processor, so that its use does not impact the core processor's cycle time or pipeline depth. An IPCOP is highly versatile and can be used ...

- <sup>58</sup> Adaptive code unloading for resource-constrained JVMs  
Unpil Zhang, Chandra Kratz  
April 2004 *ACM SIGPLAN Notices, Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems*, Volume 39 Issue 7  
Full text available: [\[PDF\]](#) [\[HTML\]](#)  
Address information: [\[Address\]](#) [\[References\]](#) [\[Cite\]](#) [\[Download\]](#)

Complete-only JVMs for resource-constrained embedded systems have the potential for using device resources more efficiently than interpreter-only systems since compilers can produce significantly higher quality code and code can be stored and reused for future invocations. However, this additional storage requirement for reuse of native code bodies, introduces memory overhead not imposed in interpreter-based systems. In this paper, we present a Java Virtual Machine (JVM) extension for adaptive code ...

**Keywords:** JIT, JVM, code unloading, code-size reduction, resource-constrained devices

- <sup>59</sup> Identifying and Exploiting Spatial Regularity in Data Memory References  
Justin Rohan, Brons R. de Supinski, Sally A. Hickey, Frank Mueller, Andy Yoo, Martin Schulz  
November 2000 *Proceedings of the 2003 ACM/IEEE conference on Supercomputing*  
Full text available: [\[PDF\]](#) [\[HTML\]](#)  
Address information: [\[Address\]](#) [\[References\]](#) [\[Cite\]](#) [\[Download\]](#)

The growing processor/memory performance gap causes the performance of many codes to be limited by memory accesses. If known to exist in an application, strided memory accesses forming streams can be targeted by optimizations such as prefetching, relocation, remapping, and vector loads. Unfortunately, they can be a significant source of memory stalls in code. Existing stream-detection mechanisms either require special hardware, which may not gather statistics for subsequent analysis, or are limited ...

- <sup>60</sup> Contributed papers: The donkey strikes back: extending the dynamic interpretation "constructively"  
Tim Fernando  
September 2000 *Proceedings of the sixth conference on European chapter of the Association for Computational Linguistics*  
Full text available: [\[PDF\]](#) [\[HTML\]](#)  
Address information: [\[Address\]](#) [\[References\]](#) [\[Cite\]](#) [\[Download\]](#)

The dynamic interpretation of a formula as a binary relation (inducing transitions) on states is extended by alternative treatments of implication, universal quantification, negation and disjunction that are more expressive than the standard ones. The new approach allows to pass from dynamic logic (which, nonetheless, can be recovered from the new connectives). An analysis of the "donkey sentence" followed by the assertion "It will kick back" is provided.

Results 41 - 60 of 200 Result page: PREVIOUS 1 2 3 4 5 6 7 8 9 10 NEXT

The ACM Portal is published by the Association for Computing Machinery Copyright © 2005 ACM, Inc.  
Terms of Use: [\[Terms\]](#) [\[Privacy Policy\]](#) [\[Contact Us\]](#)  
Useful downloads: [\[Adobe Acrobat\]](#) [\[QuickTime\]](#) [\[Windows Media Player\]](#) [\[Real Player\]](#)



**<sup>11</sup> Instruction fetching, coping with code block**

Richard Uhlig, David Nagle, Trevor Mudge, Stuart Sechrest, Joel Emer  
May 2005  
**ACM SIGARCH Computer Architecture News**, *Proceedings of the 22nd annual international symposium on Computer architecture*, Volume 23 Issue 2

 [PDF \(123 KB\)](#)

[Abstract](#) [Information](#) [Metadata](#) [Related](#) [Cited by](#) [CiteSpace](#) [CiteNet](#) [CiteSpace](#)

Previous research has shown that the SPEC benchmarks achieve low miss ratios in relatively small instruction caches. This paper presents evidence that current software development practices produce applications that exhibit substantially higher instruction-cache miss ratios than do the SPEC benchmarks. To address this problem, we have designed and implemented a new application, called the Instruction Benchmark Suite (IBS), that provides a better test of instruction-cache performance. We discuss its ...

**<sup>12</sup> Implementation aspects of a SPARC V9 complete machine simulator**

Bill Crane, Adam Czerwinski, Peter Strazielski  
January 2005  
**Australian Computer Science Communications**, *Proceedings of the twenty-fifth Australian conference on Computer science*, Volume 4, Volume 24 Issue 1

 [PDF \(123 KB\)](#)

[Abstract](#) [Information](#) [Metadata](#) [Related](#) [Cited by](#) [CiteSpace](#) [CiteNet](#) [CiteSpace](#)

In this paper we present work in progress in the development of a complete machine simulator for the UltraSPARC, an implementation of the SPARC V9 architecture. The complexity of the UltraSPARC ISA presents many challenges in developing a reliable and yet reasonably efficient implementation of such a simulator. Our implementation includes a heavily object-oriented design for the simulator modules and infrastructure, caching of repeated computations for performance, adding an OS (system call) emulation ...

**Keywords:** SMP, SPARC V9 ISA, UltraSPARC, complete machine simulator, execution-driven simulation, object-oriented design

**<sup>13</sup> A reconfigurable, ultrafast instruction set simulator**

Jianwen Zhu, Daniel D. Gajski  
January 1995  
**Proceedings of the conference on Design, automation and test in Europe**

 [PDF \(123 KB\)](#)

[Abstract](#) [Information](#) [Metadata](#) [Related](#) [Cited by](#) [CiteSpace](#) [CiteNet](#) [CiteSpace](#)

**<sup>14</sup> Machine-adaptable dynamic binary translation**

David Uno, Cristina Cluett  
January 2000  
**ACM SIGPLAN Notices**, *Proceedings of the ACM SIGPLAN workshop on Dynamic and adaptive compilation and optimization*, Volume 35 Issue 7

 [PDF \(123 KB\)](#)

[Abstract](#) [Information](#) [Metadata](#) [Related](#) [Cited by](#) [CiteSpace](#) [CiteNet](#) [CiteSpace](#)

Dynamic binary translation is the process of translating and optimizing executable code for one machine to another at runtime, while the program is "executing" on the target machine.

Dynamic translation techniques have normally been limited to two particular machines: a competitor's machine and the hardware manufacturer's machine. This research provides for a more general framework for dynamic translations, by providing a framework based on specifications of machines that ...

**Keywords:** binary translation, dynamic compilation, dynamic execution, emulation, interpretation

**<sup>15</sup> Using the SIMOS machine simulator to study complex computer systems**

Mei-Dei Rosenblum, Edouard Bugnion, Scott Devine, Stephen A. Herrod  
January 1987  
**ACM Transactions on Modeling and Computer Simulation (TOMACS)**, Volume 7 Issue 1

 [PDF \(123 KB\)](#)

[Abstract](#) [Information](#) [Metadata](#) [Related](#) [Cited by](#) [CiteSpace](#) [CiteNet](#) [CiteSpace](#)

**Keywords:** computer architecture, computer simulation, computer system performance analysis, operating systems

**<sup>16</sup> Dynamic translation, Dynamic binary translation, for accumulator-oriented architectures**

Ho-Seop Kim, James E. Smith  
March 2003  
**Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization**

 [PDF \(123 KB\)](#)

[Abstract](#) [Information](#) [Metadata](#) [Related](#) [Cited by](#) [CiteSpace](#) [CiteNet](#) [CiteSpace](#)

A dynamic binary translation system for a co-designed virtual machine is described and evaluated. The underlying hardware directly executes an accumulator-oriented instruction set that exposes instruction dependence chains (strands) to a distributed microarchitecture containing a simple instruction pipeline. The system is designed to support a wide range of instruction sets, and the microarchitecture is dynamically translated to the target accumulator instruction set. The binary translation identifies ...

**<sup>17</sup> An instruction set and microarchitecture for instruction level distributed processing**

Ho-Seop Kim, James E. Smith  
May 2003  
**ACM SIGARCH Computer Architecture News**, Volume 30 Issue 2

 [PDF \(123 KB\)](#)

[Abstract](#) [Information](#) [Metadata](#) [Related](#) [Cited by](#) [CiteSpace](#) [CiteNet](#) [CiteSpace](#)

An instruction set architecture (ISA) suitable for future microprocessor design constraints is proposed. The ISA has hierarchical register files with a small number of accumulators at the top. The instruction stream is divided into chains of dependent instructions (strands) where intra-strand dependencies are passed through the accumulator. The general-purpose register file is used for communication between strands and for holding global values that have many consumers. A microarchitecture to support ...

**<sup>18</sup> Intrusion detection, Randomized instruction set emulation to disrupt binary code injection attacks**

Elena Gabriela Baranescu, David H. Ackley, Trek S. Palmer, Darko Stefanovic, Dino Dai Zovi  
October 2003  
**Proceedings of the 10th ACM conference on Computer and communications security**

 [PDF \(123 KB\)](#)

[Abstract](#) [Information](#) [Metadata](#) [Related](#) [Cited by](#) [CiteSpace](#) [CiteNet](#) [CiteSpace](#)

Binary code injection into an executing program is a common form of attack. Most current defenses against this form of attack use a guard all doors strategy, trying to block the avenues by which code execution can be diverted. We describe a complementary method of protection, which disrupts foreign code execution regardless of how the code is injected. A unique and private machine instruction set for each executing program would make it difficult for an outsider to design binary attack code against ...

**Keywords:** automated diversity, emulation, information hiding, language randomization, obfuscation, security

**<sup>19</sup> Emulation of large systems**

S. G. J. van den Broek  
December 1995  
**Communications of the ACM**, Volume 8 Issue 12

 [PDF \(123 KB\)](#)

[Abstract](#) [Information](#) [Metadata](#) [Related](#) [Cited by](#) [CiteSpace](#) [CiteNet](#) [CiteSpace](#)

**<sup>20</sup> Binary translation and architecture convergence issues for IBM System/390**

Michael Gschwind, Kemal Ebcioglu, Erik Altman, Sumesh Sethare  
May 2005  
**Proceedings of the 14th international conference on Supercomputing**

 [PDF \(123 KB\)](#)

[Abstract](#) [Information](#) [Metadata](#) [Related](#) [Cited by](#) [CiteSpace](#) [CiteNet](#) [CiteSpace](#)

We describe the design issues in an implementation of the ESA/390 architecture based on binary translation to a very long instruction word (VLIW) processor. During binary translation, complex ESA/390 instructions are decomposed into instruction "primitives" which are then scheduled onto a wide-issue machine. The aim is to achieve high instruction level parallelism due to the increased scheduling and optimization opportunities which can be exploited by binary translation software ...

Results 1 - 20 of 200

Result page: 1 2 3 4 5 6 7 8 9 10 next

The ACM Portal is published by the Association for Computing Machinery Copyright © 2005 ACM, Inc.  
Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads:  [Abstracts](#)  [Abstracts](#)  [Abstracts](#)  [Abstracts](#)

<http://portal.acm.org/results.cfm?coll=ACM&dl=ACM&CFID=48065529&CFTOKEN=3...> 6/22/2005

<http://portal.acm.org/results.cfm?coll=ACM&dl=ACM&CFID=48065529&CFTOKEN=3...> 6/22/2005

## 16 Programmable architectures: Dynamic reconfiguration with binary translation, breaking the ILP barrier with software compatibility

Antonio Carlos S. Beck, Luigi Carraro

Proceedings of the 42nd annual conference on Design automation

Nov 2000

ACM SIGARCH Computer Architecture News, Volume 29 Issue 1

In this paper we present the impact of dynamically translating any sequence of instructions into combinational logic. The proposed approach combines a reconfigurable architecture with a binary translation mechanism, being totally transparent for the software designer. Besides ensuring software compatibility, the technique allows porting the same code for different machines tracking technological evolutions. The target processor is a Java machine able to execute Java bytecodes. Experimental result ...

Keywords: binary translation, java, power consumption, reconfigurable processors

## 17 Going native: Module-aware translation for real-life desktop applications

Jianhui U, Peng Zhao, Ona Ertion

Proceedings of the 1st ACM/USENIX international conference on Virtual execution environments

Nov 2000

ACM SIGARCH Computer Architecture News, Volume 29 Issue 1

A dynamic binary translator is a just-in-time compiler that translates source architecture binaries into target architecture binaries on the fly. It enables the fast running of the source architecture binaries on the target architecture. Traditional dynamic binary translators invalidate their translations when a module is unloaded, so later re-loading of the same module will lead to a full translation. Moreover, most of the loading and unloading are performed on a few "hot" modules, which cause ...

Keywords: dynamic binary translation, dynamic loaded module, memory management, translation reuse

## 18 Optimising hot paths in a dynamic binary translator

David Ung, Cristina Chiores

ACM SIGARCH Computer Architecture News, Volume 29 Issue 1

Nov 2000

ACM SIGARCH Computer Architecture News, Volume 29 Issue 1

In dynamic binary translation, code is translated "on the fly" at run-time, while the user perceives ordinary execution of the program on the target machine. Code fragments that are frequently executed follow the same sequence of flow control over a period of time. These fragments form a hot path and are optimised to improve the overall performance of the program. Multiple hot paths may also exist in programs. A program may choose to execute in one hot path for some time, but later switch to another ...

Keywords: binary translation, dynamic compilation, dynamic execution, run-time profiling

## 19 Binary translation and architecture convergence issues for IBM system/390

Michael Gschwind, Kemal Ercioğlu, Erik Altman, Sumeth Sathaye

Proceedings of the 14th international conference on Supercomputing

Nov 2000

ACM SIGARCH Computer Architecture News, Volume 29 Issue 1

We describe the design issues in an implementation of the ESA/390 architecture based on binary translation to a very long instruction word (VLIW) processor. During binary translation, complex ESA/390 instructions are decomposed into instruction "primitives" which are then scheduled onto a wide-issue machine. The aim is to achieve high instruction level parallelism due to the increased scheduling and optimization opportunities which can be exploited by binary translation software ...

## 20 Using Event-Based Translation to Support Dynamic Protocol Evolution

Nathan D. Ryan, Alexander L. Wolf

Proceedings of the 26th International Conference on Software Engineering

May 2000

ACM SIGARCH Computer Architecture News, Volume 29 Issue 1

All systems built from distributed components involve these of one or more protocols for inter-component communication. Whether these protocols are based on a broadly used "standard" or are specially designed for a particular application, they are likely to evolve. The goal of the work described here is to contribute techniques that can support protocol evolution. We are concerned not with how or why a protocol might evolve, or even whether that evolution is in some sense correct. Rather, our concern ...

## 21 Down with Emacs Lisp: dynamic scope analysis

## 22 Matthias Neubauer, Michael Spetter

ACM SIGPLAN Notices, Proceedings of the sixth ACM SIGPLAN international conference on Functional programming, Volume 35 Issue 10

Nov 2000

ACM SIGARCH Computer Architecture News, Volume 29 Issue 1

It is possible to translate code written in Emacs Lisp dialect which uses dynamic scoping to a more modern programming language with lexical scoping while largely preserving structure and semantics. This paper describes a technique for translating Emacs Lisp to the translation of dynamic binding into suitable instances of lexical binding. The translated programs in fact exhibit identical behavior under both dynamic and lexical binding. An ...

## 23 Dynamic typing for distributed programming in polymorphic languages

Doméneg Duggan

ACM Transactions on Programming Languages and Systems (TOPLAS), Volume 21 Issue 1

Nov 2000

ACM SIGARCH Computer Architecture News, Volume 29 Issue 1

While static typing is widely accepted as being necessary for secure program execution, dynamic typing is also viewed as being essential in some applications, particularly for distributed programming. This paper describes a technique for translating dynamic typing into lexical scoping. The technique is based on experience with languages such as C/C++/C/C++ and Module 3. It is a first step towards incorporating dynamic typing into languages with parametric polymorphism have serious shortcomings ...

Keywords: dynamic typing, marshalling, parametric polymorphism, static typing

## 24 DAISY: dynamic compilation for 100% architectural compatibility

Kemal Ercioğlu, Erik R. Altman

ACM SIGARCH Computer Architecture News, Proceedings of the 24th annual international symposium on Computer architecture, Volume 29 Issue 2

Nov 2000

ACM SIGARCH Computer Architecture News, Volume 29 Issue 2

Although VLIW architectures offer the advantages of simplicity of design and high issue rates, a major impediment to their use is that they are not compatible with the existing software base. We describe a new simple hardware features for a VLIW machine we call DAISY (Dynamically Architected Instruction Set from Yorktown). DAISY is specifically intended to emulate existing architectures, so that all existing software ...

Keywords: binary translation, dynamic compilation, instruction-level parallelism, object code compatible VLIW, superscalar

## 25 Safe polymorphic type inference for a dynamically typed language: translation Scheme to ML

Chris Henglein, Jakob Reink

Proceedings of the seventh international conference on Functional programming and computer architecture

Nov 2000

ACM SIGARCH Computer Architecture News, Volume 29 Issue 1

## 26 Optimization and precise exceptions in dynamic compilation

Michael Gschwind, Erik Altman

ACM SIGARCH Computer Architecture News, Volume 29 Issue 1

Nov 2000

ACM SIGARCH Computer Architecture News, Volume 29 Issue 1

Maintaining precise exceptions is an important aspect of achieving full compatibility with a legacy architecture. While asynchronous exceptions can be deferred to an appropriate boundary in the code, synchronous exceptions must be taken when they occur. This introduces uncertainty into inferences analysis since processor state that is otherwise dead may be exposed when an exception handler is invoked. Previous systems either had to sacrifice full compatibility to achieve more freedom to perform op ...

## 27 Word reordering and a dynamic programming beam search algorithm for statistical machine translation

Christoph Tillmann, Hermann Ney

Computational Linguistics, Volume 23 Issue 1

Nov 2000

ACM SIGARCH Computer Architecture News, Volume 29 Issue 1

In this article, we describe an efficient beam search algorithm for statistical machine translation based on dynamic programming (DP). The search algorithm uses the translation model presented in Brown et al. (1993). Starting from a DP-based solution to the travelling-salesman problem, we present a novel technique to select the possible word reorderings between source and target language in order to achieve an efficient search algorithm. Word reordering restrictions especially useful for the DP ...

Results 1 - 20 of 200

Result page: 1 2 3 4 5 6 7 8 9 10 next

The ACM Portal is published by the Association for Computing Machinery, Copyright © 2005 ACM, Inc.  
Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful Downloads  Adobe Acrobat  QuickTime  Windows Media Player  Real Player